Multi-bit cell read-out techniques

ABSTRACT

Techniques for reading a Multi-Bit Cell (MBC) can include sensing a state parameter value, such as source line voltage, and applying a successive one of N programming parameter values, such as successive programming currents, between instances of sensing the state parameter values. The N successive programming parameter values can be selected to program the state of a corresponding one of N cell elements of the MBC to a respective state parameter value. Successive ones of the sensed state parameter values can be compared to determine N state change results, which can be used to determine the read state of the MBC.

BACKGROUND OF THE INVENTION

Computing systems have made significant contributions toward the advancement of modern society and are utilized in a number of applications to achieve advantageous results. Numerous devices, such as desktop personal computers (PCs), laptop PCs, tablet PCs, netbooks, smart phones, servers, and the like have facilitated increased productivity and reduced costs in communicating and analyzing data in most areas of entertainment, education, business, and science. One common aspect of computing systems is the computing device readable memory. Computing devices may include one or more types of memory, such as volatile random-access memory, non-volatile flash memory, and the like.

An emerging non-volatile memory technology is Magnetoresistive Random Access Memory (MRAM). In MRAM devices, data can be stored in the magnetization orientation between ferromagnetic layers of a Magnetic Tunnel Junction (MTJ). The MTJ can include two magnetic layers and a magnetic tunnel barrier layer. One of the magnetic layers can have a fixed magnetic polarization, while the polarization of the other magnetic layer can switch between opposite directions. Typically, if the magnetic layers have the same magnetic polarization the MTJ cell will exhibit a relatively low resistance value corresponding to a ‘0’ bit state; while if the magnetic polarization between the two magnetic layers is antiparallel the MTJ cell will exhibit a relatively high resistance value corresponding to a ‘1’ bit state. Because the data is stored in the magnetization state, MRAM devices are non-volatile memory devices. The state of a MRAM cell can be read by applying a predetermined current through the cell and measuring the resulting voltage, or by applying a predetermined voltage across the cell and measuring the resulting current. The sensed voltage is proportional to the resistance of the cell, the sensed current is inversely proportional to the resistance of the cell, and either of these can be compared to a reference value to determine the state of the cell.

MRAM devices are characterized by densities similar to Dynamic Random-Access Memory (DRAM), power consumption similar to flash memory, and speed similar to Static Random-Access Memory (SRAM). Although MRAM devices exhibit favorable performance characteristics as compared to other memory technologies, one technique for increasing the storage capacity is to store more than a single bit of information in each MTJ cell. However, there is a continuing need for improved reading, writing and error correcting techniques for use with Multi-Bit Cells (MBCs) that can store two bits per cell, Triple-Bit Cells (TBCs) that can store three bits per cell, Quad-Bit Cells (QBCs) that can store four bits per cell, and other architectures that can store a plurality of bits of data per cell.

SUMMARY OF THE INVENTION

The present technology may best be understood by referring to the following description and accompanying drawings that are used to illustrate aspects of the present technology directed toward apparatuses and methods for reading Multi-Bit Cells (MBC). In the conventional art, the term “Multi-Bit Cell (MBC)” is used to refer to storage cells that can store two bits of data per cell, and at other time to generally refer to cells that can store two, three, four or more bits of data per cell. Therefore, for the sake of clarity, the term “Multi-Bit Cell (MBC)” as used herein refers to cells that can store two, three, four or more bits of data per cell, including Triple-Bit Cells (TBCs), and Quad-Bit Cells (QBCs).

In one embodiment, a memory device can include MBCs coupled between bit lines and source lines, wherein the MBCs can include two or more cell elements coupled in series with a selector. The cell elements can have different state values. In one instance, the MBCs can include a first and second MTJ element. The first MTJ element can be switched between a first resistance state and a second resistance state. The second MTJ element can be switched between a third resistance state and a fourth resistance state.

A word line circuit, a bit line circuit and a sense circuit can be configured to bias and sense a first instance of a state parameter value, such as a sense voltage generated in response to an applied sense current (I_(read)), of the MBC. The word line circuit and the bit line circuit can also be configured to program the MBC using a first set of programming parameters, such as a first switching current (I_(sw1)). The word line circuit, bit line circuit and sense circuit can then sense a second instance of the state parameter value, after programming the MBC using the first set of programming parameters. The sense circuit can be configured to compare the second instance of the state parameter value to the first instance of the state parameter value to determine the presence or absence of a state change of the MBC in response to the programming of the MBC using the first set of programming parameters.

The word line circuit, bit line circuit and sense circuit can then sense a third instance of the state parameter value. The word line and bit line circuits can then program the MBC using a second set of programming parameters, such as a second switching current (I_(sw2)). The word line, bit line and sense circuit can then sense a fourth instance of the state parameter value, after programming the MBC using the second set of programming parameters. The sense circuit can then compare the fourth instance of the state parameter value to the third instance of the state parameter value to determine the presence or absence of a state change of the MBC in response to the programming of the MBC using the second set of programming parameters.

The sense circuit can also be configured to determine a read state of the MBC based on the determined presence or absence of a state change in response to the first set of programming parameters and the second set of programming parameters. For example, the first switching current (I_(sw1)) can be selected to change the state of the first MTJ from the first resistance value to the second resistance value, and the second switching current (I_(sw2)) can be selected to change the state of the second MTJ from the third resistance value to the fourth resistance value. In such case, if the presence of a state change in response to both the first set of programming parameters and the second set of programming parameters is determined, then the MBC read state was originally in a “00” state. If the presence of a state change in response to the first set of programming parameters and the absence of a state change in response to the second set of programming parameters is determined, then the MBC read state was originally in a “01” state. If the absence of a state change in response to the first set of programming parameters and the presence of a state change in response to the second set of programming parameters is determined, then the MBC read state was originally in a “10” state. If the absence of a state change in response to both the first and second set of programming parameters is determined, then the MBC read state was originally in a “11.”

In another embodiment, a word line circuit, a bit line circuit and a sense circuit can be configured to bias and sense a first instance of a state parameter value, such as a sense voltage generated in response to an applied sense current (I_(read)), of the MBC. The word line circuit and the bit line circuit can also be configured to program a first cell of the MBC to a given state using a first set of programming parameters, such as a first switching current (I_(sw1)). The word line circuit, bit line circuit and sense circuit can then sense a second instance of the state parameter value, after programming the MBC using the first set of programming parameters. The sense circuit can be configured to compare the second instance of the state parameter value to the first instance of the state parameter value to determine the presence or absence of a state change of the MBC in response to the programming of the MBC using the first set of programming parameters.

The word line circuit, bit line circuit and sense circuit can then sense a third instance of the state parameter value. The word line and bit line circuits can then program the first cell of the MBC to the other state using a second set of programming parameters, such as a second switching current, of magnitude similar to I_(sw1) and opposite sign (−I_(sw2)). The word line, bit line and sense circuit can then sense a forth instance of the state parameter value, after programming the MBC using the second set of programming parameters. The sense circuit can then compare the forth instance of the state parameter value to the third instance of the state parameter value to determine the presence or absence of a state change of the MBC in response to the programming of the MBC using the second set of programming parameters.

The sense circuit can also be configured to determine a read state of the MBC based on the determined presence or absence of a state change in response to the first set of programming parameters and the second set of programming parameters. For example, the first switching current (I_(sw1)) can be selected to change the state of the first MTJ from the first resistance value to the second resistance value, and the second switching current (−I_(sw2)) can be selected to change the state of the first MTJ from the second resistance value to the first resistance value. In such case, if the presence of a state change in response to both the first set of programming parameters and the second set of programming parameters is determined, then the MBC read state was originally in a “00” state. If the presence of a state change in response to the first set of programming parameters and the absence of a state change in response to the second set of programming parameters is determined, then the MBC read state was originally in a “01” state. If the absence of a state change in response to the first set of programming parameters and the presence of a state change in response to the second set of programming parameters is determined, then the MBC read state was originally in a “10” state. If the absence of a state change in response to both the first and second set of programming parameters is determined, then the MBC read state was originally in a “11.”

This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the present technology are illustrated by way of example and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

FIG. 1 shows a block diagram of a memory device, in accordance with aspects of the present technology.

FIG. 2 shows a memory cell array, in accordance with aspects of the present technology.

FIGS. 3A and 3B show a Multi-Bit Cell (MBC), in accordance with aspects of the present technology.

FIGS. 4A and 4B show characteristics of a MBC with a standard state readout scheme, in accordance with aspects of the present technology.

FIGS. SA-5D show a diagram illustrating state parameter values and transitions therebetween of a MBC, in accordance with aspects of the present technology.

FIG. 6 shows a sense circuit, in accordance with aspects of the present technology.

FIG. 7 shows a diagram illustrating state parameter values and transitions therebetween of a MBC, in accordance with aspects of the present technology.

FIG. 8 shows a method of reading a MBC memory device, in accordance with aspects of the present technology.

FIGS. 9A-9D show a diagram illustrating state parameter values and transitions therebetween of a MBC, in accordance with aspects of the present technology.

FIG. 10 shows a method of reading a MBC memory device in accordance with aspects of the present technology.

FIG. 11 shows a block diagram of a computing system including a memory device, in accordance with aspects of the present technology.

FIG. 12 shows a block diagram of a computing system including a memory device, in accordance with aspects of the present technology.

FIG. 13 shows a block diagram of a memory sub-system, in accordance with aspects of the present technology.

FIG. 14 shows a block diagram of a memory sub-system, in accordance with aspects of the present technology.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the embodiments of the present technology, examples of which are illustrated in the accompanying drawings. While the present technology will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present technology, numerous specific details are set forth in order to provide a thorough understanding of the present technology. However, it is understood that the present technology may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present technology.

Some embodiments of the present technology which follow are presented in terms of routines, modules, logic blocks, and other symbolic representations of operations on data within one or more electronic devices. The descriptions and representations are the means used by those skilled in the art to most effectively convey the substance of their work to others skilled in the art. A routine, module, logic block and/or the like, is herein, and generally, conceived to be a self-consistent sequence of processes or instructions leading to a desired result. The processes are those including physical manipulations of physical quantities. Usually, though not necessarily, these physical manipulations take the form of electric or magnetic signals capable of being stored, transferred, compared and otherwise manipulated in an electronic or spintronic device. For reasons of convenience, and with reference to common usage, these signals are referred to as data, bits, values, elements, symbols, characters, terms, numbers, strings, and/or the like with reference to embodiments of the present technology.

It should be borne in mind, however, that all of these terms are to be interpreted as referencing physical manipulations and quantities and are merely convenient labels and are to be interpreted further in view of terms commonly used in the art. Unless specifically stated otherwise as apparent from the following discussion, it is understood that through discussions of the present technology, discussions utilizing the terms such as “receiving,” and/or the like, refer to the actions and processes of an electronic or spintronic device such as an electronic computing device that manipulates and transforms data. The data is represented as physical (e.g., electronic) quantities within the electronic device's logic circuits, registers, memories and/or the like, and is transformed into other data similarly represented as physical quantities within the electronic device.

In this application, the use of the disjunctive is intended to include the conjunctive. The use of definite or indefinite articles is not intended to indicate cardinality. In particular, a reference to “the” object or “a” object is intended to denote also one of a possible plurality of such objects. It is also to be understood that the phraseology and terminology used herein is for the purpose of description and should not be regarded as limiting.

In aspects, a memory cell array can be read by sequentially applying different successive sets of state programming conditions to a selected plurality of the MBCs. The MBCs can include a plurality of cell elements having different sets of state parameter values. A respective set of state programming conditions can program a corresponding one of the plurality of cell elements to a respective state parameter value. After applying each of the sets of programming conditions, a state change result can be determined for the selected plurality of the MBCs. A read state of the selected plurality of MBCs can be determined based the determined state change results. Accordingly, a destructive self-reference sensing technique can be used to read the selected plurality of MBCs. The self-reference technique can be used to reduce the effect of bit-to-bit process variations in the cell elements when reading the MBCs.

Referring to FIG. 1 a block diagram of a memory device, in accordance with aspects of the present technology, is shown. The memory device 100 can include a memory cell array 110 and one or more memory circuits 120-170. The MBCs can include a plurality of cell elements having different sets of state parameter values. The one or more memory circuits 120-170 can be configured for reading and writing to selected groups of MBCs in the memory cell array 110.

Referring now to FIG. 2 a memory cell array, in accordance with aspects of the present technology, is shown. In aspects, the memory cell array includes an array of MBCs 205, a plurality of word lines 210-220, a plurality of bit lines 225-235, and a plurality of source lines 240-250. The word lines 210-220 of the memory cell array 200 can be organized along rows of the array. The bit lines 225-235 and source lines 240-250 can be organized along columns of the array. The MBCs 205 can include a plurality of cell elements 260, 265 and a selector element 270 coupled in series between respective word lines 210-220 and respective source lines 240-250. Control gates of the selector elements 270 can be coupled to respective word lines 210-220.

Referring now to FIGS. 3A and 3B, a MBC, in accordance with aspects of the present technology, is shown. The MBC 205 can include a plurality of cell elements 260, 265 and a selector element 270. FIG. 3A illustrates an exemplary structure of Magnetic Tunnel Junction (MTJ) cell elements 260, 265 for a MBC 205 including two cell elements. Each MTJ cell element can include a first fixed magnetic layer 305 having a fixed magnetization polarization, a coupling layer 310, a second fixed magnetic layer 315 that is coupled antiferromagnetically to the first magnetic layer 305 through the coupling layer 310, a magnetic tunnel barrier layer 320 and a free magnetic layer 325 that can be switched between opposite magnetic polarizations.

In one implementation, the magnetic polarization of the first and second fixed magnetic layers 305, 315 can be orientated in opposite directions. The magnetic polarization of the fixed magnetic layer 305 can be configured to fix the direction of the magnetic polarization of the second fixed magnetic layer 315. In one implementation, the orientation of the magnetic polarization of the second fixed magnetic layer 315 can be in the same direction in all of the MTJs 260, 265. In one implementation, the free magnetic layer 325 can be a Cobalt-Iron-Boron (CoFeB) layer, the magnetic tunnel barrier layer 320 can be a Magnesium-Oxide (MgO) layer, the second fixed magnetic layer 315 can be a Cobalt-Iron-Boron (CoFeB) layer, the coupling layer 310 can be a Ruthenium (Ru) layer, and the first fixed magnetic layer 305 can be a Cobalt-Platinum (CoPt) or Cobalt-Nickel (CoNi). One or more additional layers can appear on either side of this structure.

Typically, if the second fixed magnetic layer 315 and free magnetic layer 325 have the same magnetic polarization (e.g., parallel), the MTJ cell element will exhibit a relatively low resistance value (Rp) corresponding to a ‘0’ bit state; while if the magnetization polarization between the two magnetic layers 315, 325 are antiparallel, the MTJ cell will exhibit a relatively high resistance value (Rap) corresponding to a ‘1’ bit state.

FIG. 3B illustrates an exemplary resistive equivalence of the MTJ cell elements 260, 265. For MTJ cell elements 260, 265 the state parameter values can include different sets of resistance values. For example, the first MTJ cell element 260 can have a first low resistance value R₁p and a first high resistance value R₁ap, and the second MTJ cell element 265 can have a second low resistance value R₂p and a second high resistance value R₂ap, wherein R₁p≠R₁ap≠R₂p≠R₂ap. In such case four levels of resistance can be achieved by combining each state of two MTJ cell elements. Each of the MTJ cell elements can have two states, two different threshold currents (Isw) and two different resistance variations (ΔR). In aspects, the difference in the two states, the two different threshold currents and the two difference resistance variations can be obtained by either varying the thermal stability factor of each MTJ cell element 260, 265, by varying a damping parameter of each MTJ cell element's free layer, or by varying the tunnel barrier properties of each MTJ cell element. For example, the thermal stability factor of each MTJ cell element can be varied by variations in the interfacial anisotropy, element size, saturation magnetization, and/or the like.

The four resistance states can be uniquely defined by the combination of the relative magnetization of the two MTJ cell elements. As illustrated in Table 1, an MBC 205, including two MTJ cell elements 260, 265, can have four combinations of resistance values:

TABLE 1 MTJI MTJ2 MBC R₁p R₂p R₁ R₁p R₂p R₂ R₁ap R₂p R₃ R₁ap R₂ap R₄ The MBC 205 including two MTJ cell elements 260, 265 can therefore exhibit four resistance values R1, R2, R3 and R4. As illustrated in FIG. 4A, the MBC can have a distribution of resistance values 410-440 for each of the four slates as a result of process variations in the access element 270 and the MTJ cell elements 260, 265. Overlapping of the resistance distribution can result in read errors.

Referring now to FIG. 4B, a graph illustrating an exemplary relationship between the size of an MTJ and read error rate is shown. Although it may seem that the separation between the resistive states can be increased to reduce the overlap between the state, it may not be possible to achieve such a result. As illustrated by the dashed line 450, the Read Error Rate may typically be greater than 10⁻¹ whenever the size of the MTJ is larger than approximately 20 nm, which is typically not acceptable for commercial implementations.

In aspects, the one or more memory circuits 120-170 can be configured to sequentially apply different successive sets of state programming conditions to a selected plurality of the MBCs 205. In one implementation, the selected plurality of MBCs 205 can be a byte, word, page, code word or the like number of MBCs 205. The respective sets of state programming conditions can program a corresponding one of the plurality of cell elements in the selected plurality of MBCs 205 to a respective state parameter value. In one implementation, a first set of state programming conditions can be selected to change the state of the first cell element 260 from a first state to a second state, without changing the state of the second cell element 265. The second set of state programming conditions can be selected to change the state of the second cell element 265 from a first state to a second state. The second set of state programming conditions can also change the state of the first cell element 260 from a first state to a second state, and therefore, the first set of programming conditions and the second set of programming conditions are sequentially applied.

In an exemplary implementation, the MBCs 205 can include a plurality of MTJ cell elements, and the successive sets of state programming conditions can apply a bias voltage to respective word lines, and a bias current to respective bit lines. Each respective set of word line bias voltages and bit line bias currents can program a corresponding one of the plurality of cell elements 260, 265 to a respective resistance state. Referring now to FIGS. 5A-5C, a diagram illustrating state parameter values and transitions therebetween of a MBC, in accordance with aspects of the present technology, is shown. The cell elements of the MBC can have different sets of state parameter values, and therefore the MBC can have unique state parameters and unique transitions therebetween. For example, if the MBC includes a first cell element having resistance states R₁ap and R₁p and a second cell element having resistance states R₂ap and R₂p, the MBC can have four unique resistance values R₁ 505, R₂ 510, R₃ 515 and R₄ 520. In addition, the transitions between the resistance states can also be unique. For example, a first set of programming voltages (V_(P1)) can change the state of the first cell element from the R₁ap state to the R₁p state, but not change the state of the second cell element. If the second cell element is in the R₂p state, the MBC can transition from the R₁ state to the R₃ state 525. However, if the second cell element is in the R₂ap state, the MBC can transition from the R₂ state to the R₄ state 530, as illustrated in FIG. 5B. Similarly, a second set of programming voltages (V_(P2)) can change the state of the second cell element from the R₂ap state to the R₂p state. In such case, the MBC can transition from any one of states R₁, R₂, R₃ to the R₄ state 535, as illustrated in FIG. 5C. Similarly, the MBC can have unique transitions between resistive states in response to successive sets of reverse polarity programming voltages.

Based on the successive sets of state programming conditions applied and the detection of transitions between state parameters, it is possible to determine the read state of the MBC 205. For example, if a state transition 525, 530 is detected in response to the first set of programming voltages (V_(P1)) and another state transition 535 is detected in response to the second set of programming voltages (V_(P2)), then the MBC read state was originally in the first resistance state R₁. If a state transition 525, 530 is detected in response to the first set of programming voltages (V_(P1)), but another state transition is not detected in response to the second set of programming voltages (V_(P2)), then the MBC read state was originally in the second resistance state R₂. If a state transition is not detected in response to the first set of programming voltages (V_(P1)), but a state transition 535 is detected in response to the second set of programming voltages (V_(P2)), then the MBC read state was originally in the third resistance state R₃. If no state transition is detected in response to both the first and second set of programming voltages (V_(P1), V_(P2)), then the MBC read state was originally in the fourth resistance state R₄. Accordingly, the described destructive self-reference sensing technique can be used to read the selected plurality of MBCs. The self-reference technique can be used to reduce the effects of bit-to-bit process variations in the cell elements when reading the MBCs.

In aspects, the margins between the resistive state transitions 525-535 can be asymmetric. In an MTJ based MBC implementation, the margins between the resistive state transitions can be adjusted by adjusting the fringe fields between the magnetic layers of the individual MTJs of the MBC. In aspects, if a given margin between the resistive state transitions 525-535 is relatively wide, a relatively short programming current pulse can be applied to the MBC. However, if the given margin between the resistive state transitions 525-535 is relatively narrow, a relatively longer programming current pulse can be applied to the MBC.

Referring again to FIG. 1, the one or more memory circuits 120-170 can be configured to determine a state change result for the selected plurality of MBCs after applying each of the set of programming conditions. In one implementation, the state of the MBC can be read before applying a first set of state programming conditions, the state of the MBC can be read after applying the first set of state programming conditions, and then a first state change condition can be determined based on the read state of the MBC before and after applying the first set of state programming conditions. A second set of state programming conditions can be applied, the state of the MBC can be read after applying the second set of state programming conditions, and then a second state change condition can be determined based on the read state of the MBC before and after applying the second set of state programming conditions.

In an exemplary implementation, the one or more memory circuits 120-170 can be configured to bias the bit lines of the selected plurality of MBCs with a sense current and sense a first instance of a source line voltage of the plurality of MBCs. The one or more memory circuits 120-170 can then be configured to apply a first programming current to the selected plurality of MBCs. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCS with the sense current and sense a second instance of the source line voltage of the plurality of MBCs.

The one or more memory circuits 120-170 can be configured to again bias the bit lines of the selected plurality of MBCs with the sense current and sense a third instance of a source line voltage of the plurality of MBCs. The one or more memory circuits 120-170 can then be configured to apply a second programming current to the selected plurality of MBCs. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a fourth instance of the source line voltage of the plurality of MBCs.

The one or more memory circuits 120-170 can be configured to determine the read state of the selected plurality of MBCs based on a presence or absence of a change between the first instance of the source line voltage and the second instance of the source line voltage, and a presence or absence of a change between the third instance of the source line voltage and the fourth instance of the source line voltage. Accordingly, each MTJ is compared to itself under the same applied bias conditions. Therefore, a better sense margin can be provided and the use of a MTJ reference can be eliminated.

Referring now to FIG. 6, a sense circuit, in accordance with aspects of the present technology, is shown. The sense circuit is described herein with reference to sensing a single MBC 205. However, the sense circuit can be duplicated to sense a byte, a word, a page or the like number of MBCs. The sense circuit can include a current source 605 to apply a fixed current to a MBC 205. A first switch (S1) 610 and a first capacitor (C1) 615 can be coupled together and configured to store the first instance of the sense level of the of the MBC 205, before the cell is sequentially programmed. A second switch (S2) 620 and a second capacitor (C2) 625 can be coupled together and configured to store the second instance of the sense level, after the cell is sequentially programmed. A comparator 630 can be coupled to the first switch 610 and the first capacitor 615, and to the second switch 620 and the second capacitor 625. The comparator 630 can be configured to compare the second instance of the sense level store on the second capacitor 625 to the first instance of the sense level stored on the first capacitor 615.

Determining the read state of the selected plurality of MBCs can be further extended to MBCs including more than two cell elements. Referring now to FIG. 7, a diagram illustrating state parameter values and transitions therebetween of a MBC, in accordance with aspects of the present technology, is shown. In one implementation, a first set of programming parameters (V_(P1)) can be selected to change the state of a first cell element, a second set of programming parameters (V_(P2)) can be selected to change the state of a second cell element, and a third set of programming parameters (V_(P3)) can be selected to change the state of a third cell element. For example, the one or more memory circuits 120-170 can be configured to bias the bit lines of the selected plurality of MBCs with a sense current and sense a first instance of a source line voltage of the selected plurality of MBCs. The one or more memory circuits 120-170 can then be configured to bias the selected plurality of MBCs with a first programming current or programming bias voltage. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a second instance of the source line voltage of the selected plurality of MBCs.

The one or more memory circuits 120-170 can be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a third instance of the source line voltage of the selected plurality of MBCs. The one or more memory circuits 120-170 can then be configured to bias the selected plurality of MBCs with a second programming current or programming bias voltage. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a fourth instance of the source line voltage of the selected plurality of MBCs.

The one or more memory circuits 120-170 can be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a fifth instance of the source line voltage of the selected plurality of MBCs. The one or more memory circuits 120-170 can then be configured to bias the selected plurality of MBCs with a third programming current or programming bias voltage. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a sixth instance of the source line voltage of the selected plurality of MBCs.

The one or more memory circuits 120-170 can be configured to determine the read state of the selected plurality of MBCs based on a presence or absence of a change between the first and second instances of the source line voltage, a presence or absence of a change between the third and fourth instances of the source line voltage, and a presence or absence of a change between the fifth and sixth instances of the source line voltage.

Referring now to FIG. 8, a method of reading a Multi-Bit Cell (MBC) memory device, in accordance with aspects of the present technology, is shown. The memory device can include an array of MBCs and one or more memory circuits. The MBCs can include a number (N) of cell elements coupled in series. The cell elements can have two different states, such that the MBCs have 2^(N) states. In one implementation, each MBC can include a number (N) of MTJ cell elements coupled in series. The MTJ cells can be in a first or second one of two possible states.

In aspects, the memory device can receive a read command for a selected plurality of MBCs, at 810. The read command can be received from a processing unit, such as a central processing unit (CPU), a graphics processing unit (GPU), digital signal processor (DSP), micro-controller or the like. The selected plurality of MBCs can be a computing device readable byte, word, page, code word, of the like portion of the MBC array.

In aspects, the memory device can sense the selected plurality of MBCs N+1 times to determine N+1 instance of a state parameter value, at 820. The memory device can program the selected plurality of MBCs, between sensing of the selected plurality of the MBCs, using successive ones of N sets of programming parameters, at 830. In one implementation, a first one of the sets of programming parameters can be selected to switch a first one of the plurality of cell elements from one state to the other state of the first cell element. A second one of the sets of programming parameters can be selected to switch a second one of the cell elements from one state to the other state of the second cell element. For MBCs including additional cell elements, successive ones of the N sets of programming parameter can be selected to switch successive ones of the cell elements.

In an exemplary implementation, the MBCs can include N MTJs coupled in series. The selected plurality of MBCs can be biased with a sense current, and a first instance of a resulting voltage can be sensed. A first programming current can then be applied to the selected plurality of MBCs. The selected plurality of MBCs can then be biased with a sense current, and a second instance of the resulting voltage can be sensed. The selected plurality of MBCs can continue to be programmed using successive programming currents for a total of N times, and sensed to detect N+1 corresponding instances of the sense voltage. The successive programming currents can be selected to sequentially program each of the N MTJs to corresponding known states.

The memory device can compare successive ones of the N+1 instances of the state parameter value to determine N state change results for the selected plurality of MBCs, at 840. In one instance, the first instance of the sense voltage can be compared with the second instance of the sense voltage to determine the presence or absence of a change in the sense voltage. The memory device can determine a read state of the selected plurality of MBCs based on the N state change results, at 850. The read state of the selected plurality of MBCs can be determined from the unique combination of the results of the N state change determinations. In an exemplary implementation, a lookup table, as illustrated in Table 2, can be accessed to map the state change determination results to a given read state of the MBC.

TABLE 2 State Change in State Change in Response to 1^(st) Set Response to 2^(nd) Set of Programming of Programming Read State of Parameters Parameters MBC N N 11 Y N 10 N Y 01 Y Y 00

The memory device can output the read state of the selected plurality MBCs in response to the received read command, at 860. The memory device can also write the determined read state back to the selected plurality of MBCs, at 870. The read operation is a destructive read as a result of the successive programming of the selected plurality of MBCs at 830. Therefore, the determined read state can be written back to the selected plurality of MBCs to restore the state of the MBCs to their original state prior to the read operation.

Referring now to FIGS. 9A-D, a diagram illustrating state parameter values and transitions therebetween of a MBC, in accordance with aspects of the present technology, is shown. Again, the cell elements of the MBC can have different sets of state parameter values, and therefore the MBC can have unique state parameters and unique transitions therebetween. For example, if the MBC includes a first cell element having resistance states R₁ap and R₁p and a second cell element having resistance states R₂ap and R₂p, the MBC can have four unique resistance values R₁ 595, R₂ 910. R₃ 915 and R₄ 920. In addition, the transitions between the resistance states can also be unique. For example, a first set of programming voltages (V_(P1)) can change the state of the first cell element from the R₁ap state to the R₁p state, but not change the state of the second cell element. If the second cell element is in the R₂p state, the MBC can transition from the R₁ state to the R₃ state 925. However, if the second cell element is in the R₂ap state, the MBC can transition from the R₂ state to the R₄ state 930, as illustrated in FIG. 9B. Similarly, a second set of programming voltages (−V_(P2)) can change the state of the first cell element from the R₁p state back to the R₁ap state, but not change the state of the second cell element. If the second cell element is in the R₂p state, the MBC can transition from the R₃ state to the R1 state 930, as illustrated in FIG. 9C. However, if the second cell is in the R₂ap state, the MBC cannot transition from the R₄ state to the R2 state.

Based on the successive sets of state programming conditions applied to flip a given cell and the detection of transitions between state parameters, it is possible to determine the read state of the MBC 205. In one implementation, the given cell can be the smaller of the two MTJ cells that is flipped to read the state of the MBC 205. For example, if a state transition 925, 930 is detected in response to the first set of programming voltages (V_(P1)) and another state transition 935 is detected in response to the second set of programming voltages (−V_(P2)), then the MBC read state was originally in the first resistance state R₁. If a state transition 925, 930 is detected in response to the first set of programming voltages (V_(P1)), but another state transition is not detected in response to the second set of programming voltages (−V_(P2)), then the MBC read state was originally in the second resistance state R₂. If a state transition is not detected in response to the first set of programming voltages (V_(P1)), but a state transition 935 is detected in response to the second set of programming voltages (−V_(P2)), then the MBC read state was originally in the third resistance state R₃. If no state transition is detected in response to both the first and second set of programming voltages (V_(P1), −V_(P2)), then the MBC read state was originally in the fourth resistance state R₄. Accordingly, the described destructive resistance toggling sensing technique can be used to read the selected plurality of MBCs. The resistance toggling technique can be used to reduce the effects of bit-to-bit process variations in the cell elements when reading the MBCs.

In aspects, the margins between the resistive state transitions 925-935 can be asymmetric. In an MTJ based MBC implementation, the margins between the resistive state transitions can be adjusted by adjusting the fringe fields between the magnetic layers of the individual MTJs of the MBC, as illustrated in FIG. 9D. In aspects, if a given margin between the resistive state transitions 925-935 is relatively wide, a relatively short programming current pulse can be applied to the MBC. However, if the given margin between the resistive state transitions 925-935 is relatively narrow, a relatively longer programming current pulse can be applied to the MBC.

Referring again to FIG. 1, the one or more memory circuits 120-170 can be configured to determine a state change result for the selected plurality of MBCs after applying each of the set of programming conditions to toggle a given cell. In one implementation, the state of the MBC can be read before applying a first set of state programming conditions to program the given cell to a first known state, the state of the MBC can be read after applying the first set of state programming conditions, and then a first state change condition can be determined based on the read state of the MBC before and after applying the first set of state programming conditions. A second set of state programming conditions can be applied to program the given cell to a second known state, the state of the MBC can be read after applying the second set of state programming conditions, and then a second state change condition can be determined based on the read state of the MBC before and after applying the second set of state programming conditions.

In an exemplary implementation, the one or more memory circuits 120-170 can be configured to bias the bit lines of the selected plurality of MBCs with a sense current and sense a first instance of a source line voltage of the plurality of MBCs. The one or more memory circuits 120-170 can then be configured to apply a first programming current to the selected plurality of MBCs to program the first cell to a first state. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a second instance of the source line voltage of the plurality of MBCs.

The one or more memory circuits 120-170 can be configured to again bias the bit lines of the selected plurality of MBCs with the sense current and sense a third instance of a source line voltage of the plurality of MBCs. The one or more memory circuits 120-170 can then be configured to apply a second programming current to the selected plurality of MBCs to program the first cell to a second state. In one implementation, the duration of the first and second programming current pulses are relatively long, with the second programming current pulse being longer than the first programming current pulse. The one or more memory circuits 120-170 can then be configured to bias the bit lines of the selected plurality of MBCs with the sense current and sense a fourth instance of the source line voltage of the plurality of MBCs.

The one or more memory circuits 120-170 can be configured to determine the read state of the selected plurality of MBCs based on a presence or absence of a change between the first instance of the source line voltage and the second instance of the source line voltage, and a presence or absence of a change between the third instance of the source line voltage and the fourth instance of the source line voltage. Accordingly, each MTJ is compared to itself under the same applied bias conditions. Therefore, a better sense margin can be provided and the use of a MTJ reference can be eliminated.

Referring now to FIG. 10, a method of reading a Multi-Bit Cell (MBC) memory device, in accordance with aspects of the present technology, is shown. The memory device can include an array of MBCs and one or more memory circuits. The MBCs can include two cell elements coupled in series. The cell elements can have two different states, such that the MBCs have four states. In one implementation, each MBC can include two MTJ cell elements coupled in series. The MTJ cells can be in a first or second one of two possible states.

In aspects, the memory device can receive a read command for a selected plurality of MBCs, at 1010. The read command can be received from a processing unit, such as a central processing unit (CPU), a graphics processing unit (GPU), digital signal processor (DSP), micro-controller or the like. The selected plurality of MBCs can be a computing device readable byte, word, page, code word, of the like portion of the MBC array.

In aspects, the memory device can sense the selected plurality of MBCs four times to determine three instance of a state parameter value, at 1020. The memory device can program the selected plurality of MBCs, between sensing of the selected plurality of the MBCs, sequentially using a first set of programming parameters and then a second set of programming parameters to flip a state of a given cell of the selected plurality of MBCs, at 1030. In one implementation, a first one of the sets of programming parameters can be selected to program a first one of the plurality of cell elements to a known state. A second one of the sets of programming parameters can be selected to switch the first one of the cell elements from the known state to the other state.

The memory device can compare successive ones of the three instances of the state parameter value to determine two state change results for the selected plurality of MBCs, at 1040. In one instance, the first instance of the sense voltage can be compared with the second instance of the sense voltage to determine the presence or absence of a change in the sense voltage. The memory device can determine a read state of the selected plurality of MBCs based on the two state change results, at 1050. The read state of the selected plurality of MBCs can be determined from the unique combination of the results of the two state change determinations. In an exemplary implementation, a lookup table, as illustrated in Table 3, can be accessed to map the state change determination results to a given read state of the MBC.

TABLE 3 State Change in State Change in Response to 1^(st) Set Response to 2^(nd) Set of Programming of Programming Read State of Parameters Parameters MBC N N 11 Y N 10 N Y 01 Y Y 00

The memory device can output the read state of the selected plurality MBCs in response to the received read command, at 1060. The memory device can also write the determined read state back to the selected plurality of MBCs, at 1070. The read operation is a destructive read as a result of the successive programming of the selected plurality of MBCs at 1030. Therefore, the determined read state can be written back to the selected plurality of MBCs to restore the state of the MBCs to their original state prior to the read operation.

Referring now to FIG. 11, a block diagram of a computing system including a memory device, in accordance with aspects of the present technology, is shown. The computing system 1100 can, for example, be a cellular telephone, smart phone, e-reader, table personal computer (PC), laptop PC, desktop PC, gaming console, workstation, server computer, or other similar computing device. The computing system 1100 can include one or more processors 1110, one or more memory controllers 1120, one or more memory devices 1130, and one or more input/output devices 1140. The one or more input/output device 1140 can include, for example, a display 1150, a wireless transceiver 1160 and the like. The computing system 1100 can also include other sub-circuits that are not necessary for an understanding of the present technology and therefore are not discussed herein.

The one or more memory controllers 1120 can be operable to control access to data stored in the one or more memory devices 1130 for use by the one or more processors 1110, one or more input/output devices 1140 and/or other sub-systems of the computing system 1100 communicatively coupled together by one or more buses 1170-1190. The one or more memory controllers 1120 can generate commands for reading and writing of data in the one or more memory devices 1130 in response to memory requests received from the one or more processors 1110, one or more input/output devices 1140 and/or other sub-systems. One or more of the memory devices 1130 can include the MBC array as described herein. In one implementation, the one or more memory devices 10 can be a MBC Magnetoresistive Random Access Memory (MRAM), MBC cross-point MRAM, MBC Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM), MBC cross-point STT-MRAM, MBC Phase Change Memory (PCM), MBC cross-point PCM, or the like.

Referring now to FIG. 12, a block diagram of a computing system including a memory device, in accordance with aspects of the present technology, is shown. The computing system 1200 can, for example, be a cellular telephone, smart phone, e-reader, table personal computer (PC), laptop PC, desktop PC, gaming console, workstation, server computer, or other similar computing device. The computing system 1200 can include one or more processors 1210, one or more memory controllers 1220, one or more memory devices 1230, and one or more input/output devices 1240 that can be communicatively coupled together by one or more input/output controller hubs 1250 through one or more buses 1260-1290. The computing system 1200 can also include other sub-circuits that are not necessary for an understanding of the present technology and therefore are not discussed herein.

The one or more memory controllers 1220 can be integral to one or more other sub-circuits such as the one or more input/output controller hubs 1250 and/or memory devices 1230, or can be implemented as a separate sub-circuit. The one or more memory controllers 1220 can be operable to control access to data stored in the one or more memory devices 1230 for use by the one or more processors 1210, one or more input/output devices 1240 and/or other sub-systems of the computing system 1200. The one or more memory controllers 1220 can generate commands for reading and writing of data in the one or more memory devices 1230 in response to memory requests received from the one or more processors 1210, one or more input/output devices 1240 and/or other sub-systems. One or more of the memory devices 1230 can include the MBC array as described herein. In one implementation, the one or more memory devices 1230 can be a MBC Magnetoresistive Random Access Memory (MRAM), MBC cross-point MRAM, MBC Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM), MBC cross-point STT-MRAM, MBC Phase Change Memory (PCM), MBC cross-point PCM, or the like.

Referring now to FIG. 13, a block diagram of a memory sub-system, in accordance with aspects of the present technology, is shown. The memory sub-system 1200 can include one or more memory controllers 1310 and one or more memory devices 1320. The memory sub-system 1300 can be a memory expansion card, Solid State Drive (SSD), or the like that is configurable to be coupled to a host device 1330 such as a cellular telephone, smart phone, e-reader, table personal computer (PC), laptop PC, desktop PC, gaming console, workstation, server computer, or other similar computing device. The memory sub-system 1300 can be coupled to the host device 1330 as in internal or external peripheral device.

The one or more memory controllers 1310 can be operable to control access to data stored in the one or more memory devices 1320 for use by the host device 1330. The one or more memory controllers 1310 can generate commands for reading and writing of data in the one or more memory devices 1320 in response to memory requests received from the host device 1330. One or more of the memory devices 1320 can include the MBC array as described herein. In one implementation, the one or more memory devices 1320 can be a MBC Magnetoresistive Random Access Memory (MRAM), MBC cross-point MRAM, MBC Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM), MBC cross-point STT-MRAM, MBC Phase Change Memory (PCM), MBC cross-point PCM, or the like.

Referring now to FIG. 14, a block diagram of a memory sub-system, in accordance with aspects of the present technology, is shown. The memory sub-system 1400 can include one or more memory devices 1410. The memory sub-system 1400 can be a memory expansion card, Solid State Drive (SSD), or the like that is configurable to be coupled to a host device 1420 such as a cellular telephone, smart phone, e-reader, table personal computer (PC), laptop PC, desktop PC, gaming console, workstation, server computer, or other similar computing device. The host device 1420 can include one or more memory controllers 1430. The memory sub-system 1400 can be coupled to the host device 1420 as in internal or external peripheral device.

The one or more memory controllers 1430 can be operable to control access to data stored in the one or more memory devices 1410 for use by the host device 1420. The one or more memory controllers 1430 can generate commands for reading and writing of data in the one or more memory devices 1410 in response to memory requests received from the host device 1420. One or more of the memory devices 1410 can include the MBC array as described herein. In one implementation, the one or more memory devices 1410 can be a MBC Magnetoresistive Random Access Memory (MRAM), MBC cross-point MRAM. MBC Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM), MBC cross-point STT-MRAM, MBC Phase Change Memory (PCM), MBC cross-point PCM, or the like.

The computing systems and memory sub-systems of FIG. 11-14 are illustrative of exemplary embodiments, and are not intended to limit aspects of the present technology. The MBC devices as described herein can be readily applied to any number of conventional memory devices, memory sub-systems, and/or computing systems, along with memory devices, memory sub-systems, and/or computing systems to be developed in the future. In addition, aspects of the present technology have been described with reference to MTJ based MBCs. However, aspects of the present technology can be similarly applied to other MBC architectures, such as Phase Change Memories (PCM), as well as other similar memory architecture to be developed in the future.

The foregoing descriptions of specific embodiments of the present technology have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the present technology and its practical application, to thereby enable others skilled in the art to best utilize the present technology and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents. 

What is claimed is:
 1. A memory device comprising: an array of Multi-Bit Cells (MBCs), the MBCs including a plurality of cell elements having different sets of state parameter values; one or more memory circuits configured to; sequentially apply different successive sets of state programming conditions to a selected plurality of the MBCs, wherein a respective set of state programming conditions programs a corresponding one of the plurality of cell elements to a respective state parameter value; determine, after applying each of the set of programming conditions, a state change result for the selected plurality of the MBCs; and determine a read state of the selected plurality of MBCs based on the determined state change results.
 2. The memory device of claim 1, wherein the MBCs includes a first Magnetic Tunnel Junction (MTJ) element and a second MTJ element.
 3. The memory device of claim 2, wherein the one or more memory circuits include: a word line circuit, a bit line circuit and a source line circuit configured to bias the selected plurality of MBCs with a first set of sense voltage or current levels, and a sense circuit to sense a first instance of a sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a first set of program voltage or current levels; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with the first set of sense voltage or current levels, and the sense circuit to sense a second instance of the sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a second set of sense voltage or current levels, and the sense circuit to sense a third instance of the sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a second set of program voltage or current levels; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with the second set of sense voltage or current levels, and the sense circuit to sense a fourth instance of the sense level of the selected plurality of MBCs; and a read logic circuit configured to determine the read state of the selected plurality of MBCs based on a presence or absence of a change between the first instance of the sense level and the second instance of the sense level and a presence or absence of a change between the third instance of the sense level and the fourth instance of the sense level.
 4. The memory device of claim 3, wherein the sense circuit comprises: a plurality of current or voltage sources to apply a fixed current or fixed voltage to the selected plurality of MBCs; a plurality of first switches and first capacitors coupled together and configured to store the first instance of the sense level of the selected plurality of MBCs; a plurality of second switches and second capacitors coupled together and configured to store the second instance of the sense level and the third instance of the sense level of the selected plurality of MBCs; and a plurality of first comparators coupled to the plurality of first switches and first capacitors and the plurality of second switches and second capacitors and configured to compare the second instance of the sense level to the first instance of the sense level.
 5. The memory device of claim 1, wherein the MBCs includes a first Magnetic Tunnel Junction (MTJ) element, a second MTJ element and a third MTJ element.
 6. The memory device of claim 5, wherein the one or more memory circuits include: a word line circuit, a bit line circuit and a source line circuit configured to bias the selected plurality of MBCs with a first set of sense voltage or current levels, and a sense circuit to sense a first instance of a sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a first set of program voltage or current levels; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with the first set of sense voltage or current levels, and the sense circuit to sense a second instance of the sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a second set of sense voltage or current levels, and the sense circuit to sense a third instance of the sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a second set of program voltage or current levels; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with the second set of sense voltage or current levels, and the sense circuit to sense a fourth instance of the sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a third set of sense voltage or current levels, and the sense circuit to sense a fifth instance of the sense level of the selected plurality of MBCs; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with a third set of program voltage or current levels; the word line circuit, the bit line circuit and the source line circuit configured to bias the selected plurality of MBCs with the third set of sense voltage or current levels, and the sense circuit to sense a sixth instance of the sense level of the selected plurality of MBCs; and a read logic circuit configured to determine the read state of the selected plurality of MBCs based on a presence or absence of a change between the first instance of the sense level and the second instance of the sense level, a presence or absence of a change between the third instance of the sense level and the fourth instance of the sense level and a presence or absence of a change between the fifth instance of the sense level and the sixth instance of the sense level.
 7. The memory device of claim 6, wherein the sense circuit comprises: a plurality of current or voltage sources to apply a fixed current or voltage to the selected plurality of MBCs; a plurality of first switches and first capacitors coupled together and configured to store the first instance of the sense level, the third instance of the sense level and the fifth instance of the sense level of the selected plurality of MBCs; a plurality of second switches and second capacitors coupled together and configured to store the second instance of the sense level, the fourth instance of the sense level and the sixth instance of the sense level of the selected plurality of MBCs; a plurality of comparators coupled to the plurality of first switches and first capacitors and the plurality of second switches and second capacitors and configured to compare the second instance of the sense level to the first instance of the sense level, to compare the fourth instance of the sense level to the third instance of the sense level and to compare the sixth instance of the sense level to the fifth instance of the sense level.
 8. A memory device comprising: an array of Multi-Bit Cells (MBCs), the MBCs including a number (N) of cell elements coupled in series and having two different states, such that the MBCs have 2^(N) states; one or more memory circuits configured to; receive a read command for a selected plurality of MBCs; sense the selected plurality of the MBCs 2N times to determine N+1 instances of a state parameter value; program the selected plurality of MBCs, between sensing of the selected plurality of MBCs, using successive ones of N sets of programming parameters; compare successive ones of the N+1 instances of the state parameter value to determine N state change results for the selected plurality of MBCs; determine a read state for the selected plurality of MBCs based on the N state change results; and output the read state of the selected plurality of MBCs in response to the received read command.
 9. The memory device of claim 8, wherein the selected plurality of MBCs includes a computing device readable media word.
 10. The memory device of claim 8, wherein the selected plurality of MBCs includes a computing device readable media page.
 11. The memory device of claim 8, wherein the selected plurality of MBCs includes a computing device readable media code word.
 12. The memory device of claim 8, wherein the one or more circuits are further configured to: write the determined read state back to the selected plurality of MBCs.
 13. The memory device of claim 8, wherein: a first one of the N sets of programming parameters is selected to switch a first one of the plurality of cell elements between a first one and a second one of two states; and a second one of the N sets of programming parameters is selected to switch a second one of the plurality of cell elements between the first one and the second one of two states.
 14. The memory device of claim 8, wherein: the plurality of cell elements comprise a plurality of Magnetic Tunnel Junction (MTJ) elements; and the 2^(N) different states comprise 2^(N) different resistive states.
 15. A method of reading a Multi-Bit Cell (MBC) including a plurality of cell elements coupled in series and having 2^(N) different states comprising: sensing the MBC 2N times to determine N+1 instances of a state parameter value; programming the MBC, between the sensing of the MBC, using successive ones of N sets of programming parameters; comparing successive ones of the N+1 instances of the state parameter value to determine N bit state change results; and determining a read state of the MBC based on the determined N bit state change results.
 16. The method according to claim 15, further comprising: writing the determined read state back to the selected MBC.
 17. The method according to claim 15, wherein: a first one of the N sets of programming parameters is selected to switch a first one of the plurality of cell elements between a first one and a second one of two bit states; and a second one of the N sets of programming parameters is selected to switch a second one of the plurality of cell elements between the first one and the second one of two bit states.
 18. The method according to claim 15, wherein: the plurality of cell elements comprise a plurality of Magnetic Tunnel Junction (MTJ) elements; and the 2^(N) different bit states comprise 2^(N) different resistive states. 